



Attorney Docket No.: CYPR-PM01008

**IN THE UNITED STATES PATENT AND TRADEMARK OFFICE**  
Patent Application

Inventor(s): Bo Soon Chang

Group Art Unit: 2125

Filed: 02/27/02

Examiner: JARRETT, Ryan A.

Application No.: 10/085,757

Title: AN INTEGRATED BACK-END INTEGRATED CIRCUIT MANUFACTURING ASSEMBLY

Form 1449

**U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub-class	Filing Date
	A						
	B						
	C						

**Foreign Patent or Published Foreign Patent Application**

Examiner Initial	No.	Document No.	Publication Date	Country or Patent Office	Class	Sub-class	Translation	
							Yes	No
	D							
	E							
	F							

**Other Documents**

Examiner Initial	No.	Author, Title, Date, Place (e.g. Journal) of Publication
	G	T. Olson, "Emerging Package-less Strip Designs Demand Innovative Manufacturing Approaches", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P58, 2 Sheets
	H	L. Estacio, "Cypress Semiconductor Leads the Way with Advance Strip Level Tracking", Semiconductor Magazine, Vol 1, Issue 4, April 2000, P60, 1 Sheet
	I	J. Pedro, L. Estacio, "Using Electronic Strip Mapping for Tracking Defects in a Fully Integrated Assembly and Test Line", 8 Sheets
	J	C.T. Choon, K.R. Vadivazhagu, N.H. Sieng, :Automation / Integration Program in TAP Reality Vs Vision", Test Assembly & Packaging 1999, 8 Sheets
Examiner		Date Considered 5/10/05

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered.  
Include copy of this form with next communication to applicant.